Agile VHDL for FPGAs: Why simulate with GHDL before opening Vivado or Quartus?

The Problem: The “Weight” of Proprietary IDEs