Architectural Divergence in AI Accelerators: Beyond the Memory Wall and Systolic Arrays

Introduction