Inferred Latches in Verilog: A Beginner’s Guide to Avoiding This Hidden FPGA Bug

Imagine you ask Verilog to describe a multiplexer, but somehow you end up with a tiny piece of memory you never wanted. That little…