How RVFI and Spike Saved My RISC-V Core

In the early days of learning digital design, the verification workflow is deceptively simple. You write a module — say, an ALU or a…