Preventing Timing Path Breakage with set_max_delay / set_min_delay in Synopsys Tools

How to constrain intermediate pins without destroying the original timing path — and why -probe matters