Functional Verification vs Formal Verification in VLSI: Techniques and Trade-offs

Introduction