How to use LUT table to implement combinational logic in FPGA？

Here’s a clear, hands-on way to think about (and use) LUTs for combinational logic on an FPGA.