Articles · Rebeauty Atlas

Filters 검색 · publication · 정렬 · limit

검색

Track

Publication

정렬

방향

Limit

미리보기 글자 수

초기화

HUM

PR Prajun Trital

Parallel Processing

The shift toward parallel processing was driven by physical limitations in processor design. Historically, performance improvements came…

May 14, 2026 · 4 min read · 1 claps #parallel-processing #prajun-t-notes

Parallel Processing

ART

PR Prajun Trital

Cache Optimization

To optimize cache performance, architects classify cache misses into three categories based on their underlying causes (The Three Cs):

May 14, 2026 · 9 min read · 0 claps #cache-optimization #victim-cache #array-interchange

Cache Optimization

PR Prajun Trital

Advanced Instruction Level Parallelism (ILP)

Compiler-based mechanisms are static approaches to resolving pipeline hazards — meaning these optimizations are performed entirely ahead of…

May 11, 2026 · 8 min read · 8 claps #instr-level-parallelism #prajun-t-notes

Advanced Instruction Level Parallelism (ILP)

PR Prajun Trital

Hidden Barrier to Pipelines

Traps, exceptions, and interrupts are considered “hidden barriers” to pipelining because they fundamentally break the core assumption of…

May 11, 2026 · 5 min read · 7 claps #exceptions-in-pipeline #prajun-t-notes #traps-in-pipeline

Hidden Barrier to Pipelines

PR Prajun Trital

Varying Latency Pipelines

A varying latency pipeline is a processor design where different types of instructions are allowed to spend a different number of clock…

May 08, 2026 · 7 min read · 0 claps #varying-latency-pipelines #prajun-t-notes #risc-v-pipeline

Varying Latency Pipelines

PR Prajun Trital

Pipeline Hazards and Data Dependencies

A hazard is a major barrier in pipelining that, if left unaddressed, will result in the incorrect execution of a program. Hazards…

May 08, 2026 · 12 min read · 1 claps #pipeline-hazard #stall #hazard-control

Pipeline Hazards and Data Dependencies

PR Prajun Trital

Advanced ILP Part 2: Speculation, Superscalar Pipelines, and VLIW

Speculation is a technique that allows the processor to execute instructions ahead of knowing whether they should actually be executed…

May 07, 2026 · 6 min read · 1 claps #speculation #vliw #superscalar-pipelines

Advanced ILP Part 2: Speculation, Superscalar Pipelines, and VLIW

ART TCH

PR Prajun Trital

Advanced ILP Part 1: Dynamic Scheduling and Out-of-Order Execution (Scoreboarding and Tomasulo)

To exploit Instruction-Level Parallelism (ILP), computer architects rely on scheduling techniques to resolve hazards and prevent pipeline…

May 07, 2026 · 10 min read · 1 claps #scoreboarding #tomasulo-algorithm #pipeline-diagram

Advanced ILP Part 1: Dynamic Scheduling and Out-of-Order Execution (Scoreboarding and Tomasulo)

PR Prajun Trital

Instruction-Level Parallelism (ILP) and Basic Pipelining

To understand how modern CPUs execute instructions quickly, we must explore Instruction-Level Parallelism (ILP) and the core concept of…

May 06, 2026 · 6 min read · 0 claps #basic-pipelining #prajun-t-notes #pipe-lining

Instruction-Level Parallelism (ILP) and Basic Pipelining

PR Prajun Trital

Introduction to Benchmarking, Performance Measurement, and Benchmark Types

The term benchmark is heavily overloaded in computer architecture and can be used as both a noun and a verb. The professor defined it in a…

May 06, 2026 · 5 min read · 1 claps #benchmark #computer-architecture #geometric-mean

Introduction to Benchmarking, Performance Measurement, and Benchmark Types

DSN TCH

PR Prajun Trital

Functional Programming Languages

The functional programming paradigm represents a fundamental shift in software design. While imperative languages abstract the manipulation…

Apr 25, 2026 · 3 min read · 1 claps #functional-programming #racket #prajun-t-notes

Functional Programming Languages

ECO

PR Prajun Trital

Market Segments, Drivers, and Hardware Innovation

Changes in computer usage over the decades have led to diverse computing markets, each characterized by vastly different applications…

Apr 08, 2026 · 11 min read · 0 claps #binning #market-segment #prajun-t-notes

Market Segments, Drivers, and Hardware Innovation

ART

PR Prajun Trital

Appendix C: Pipelining: Basic and Intermediate Concepts

These notes follow Computer Architecture — A Quantitative Approach by John L. Hennessy and David A. Patterson, but for a simpler…

Dec 31, 2025 · 27 min read · 1 claps #pipe-lining #mips #prajun-t-notes

Appendix C: Pipelining: Basic and Intermediate Concepts

ART SOC

PR Prajun Trital

Chapter 1: Fundamentals of Quantitative Design and Analysis

These notes follow Computer Architecture — A Quantitative Approach by John L. Hennessy and David A. Patterson, but for a simpler…

Dec 29, 2025 · 18 min read · 1 claps #computer-architecture #moores-law #amdahls-law

Chapter 1: Fundamentals of Quantitative Design and Analysis

SPT

PR Prajun Trital

Problem: Tower of Hanoi

The Tower of Hanoi is a classic puzzle where we need to move plates from a source peg to a destination peg. The rules are straightforward…

Sep 06, 2025 · 11 min read · 1 claps #tower-of-hanoi #prajun-t-notes

Problem: Tower of Hanoi